Electric vehicles (EV) are gaining popularity due to current environmental concerns. The electric drive, which is constituted by a power converter and an electric machine, is one of the main elements of the EV. Such machines suffer from common mode voltage (CMV) effects. The CMV introduces leakage currents through the bearings, leading to premature failures and reducing the propulsion system life cycles. As future EV power converters will rely on wide bandgap semiconductors with high switching frequency operation, CMV problems will become more prevalent, making the research on CMV mitigation strategies more relevant. A variety of CMV reduction methods can be found in the scientific literature, such as the inclusion of dedicated filters and the implementation of specific modulation techniques. However, alternative power converter topologies can also be introduced for CMV mitigation. The majority of such power converters for CMV mitigation are single-phase topologies intended for photovoltaic applications; thus, solutions in the form of three-phase topologies that could be applied to EVs are very limited. Considering all these, this paper proposes alternative three-phase topologies that could be exploited in EV applications. Their performance is compared with other existing proposals, providing a clear picture of the available alternatives, emphasizing their merits and drawbacks. From this comprehensive study, the benefits of a novel AC-decoupling topology is demonstrated. Moreover, an adequate modulation technique is also investigated in order to exploit the benefits of this topology while considering a trade-off between CMV mitigation, efficiency, and total harmonic distortion (THD). In order to extend the results of the study close to the real application, the performance of the proposed AC-decoupling topology is simulated using a complete and accurate EV model (including vehicle dynamics and a detailed propulsion system model) by means of state-of-the-art digital real-time simulation.
Introduction
In order to reduce pollution in urban areas, mitigate the consequences of climate change, and overcome current fuel scarcity, significant efforts are being carried out by the scientific community to contribute to the development of a more sustainable transportation [1] [2] [3] . In this context, the electric vehicle (EV) is considered as a key technology, where the battery pack, power converter, and electric machine are its most relevant elements [3] [4] [5] .
The reliability of EV propulsion system components is a topic of interest for the industry and academia, as it is directly related to the vehicle maintenance costs and lifespan. In this context, one of the main problems in current electric drives is the common mode voltage (CMV). In particular, The introduction of novel converter topologies is a common approach in non-isolated photovoltaic systems, and a number of single-phase (Table 1 ) and three-phase topologies have been proposed for CMV reduction in such applications [32] [33] [34] [35] [36] [37] . As two-level three-phase technologies are dominant in EV propulsion systems [38] , single-phase photovoltaic topologies cannot be directly used for vehicle propulsion systems. However, their underlying concepts can be used to propose equivalent two-level three-phase alternatives. Taking all the latter into account, this work will initially review conventional and CMV mitigation modulation techniques applied to two-level three-phase voltage source inverters (VSI) (as such modulation techniques and their derivatives will be used in this work for the control of the proposed topologies). After that, the state-of-the-art of alternative two-level three-phase converter topologies for CMV mitigation will be reviewed. Additionally, a series of novel topologies that adapt single-phase photovoltaic concepts into the three-phase context for their application in the EV will be proposed. Their performance (in terms of CMV, power losses, total harmonic distortion (THD), DC-link current ripple, etc.) will be quantitatively compared with other existing solutions by means of simulation. From this detailed analysis, the benefits of one of the proposals will be demonstrated, and the influence of various modulation techniques will be studied for this particular topology, resulting in effective hybrid modulation techniques. Finally, the performance of such a topology during realistic driving conditions will be simulated using a complete EV model (including vehicle dynamics and a detailed propulsion system model) by means of state-of-the-art digital real-time simulation, obtaining a clear picture of its integration in a real EV and shortening the gap between simulation and experimentation.
Conventional and CMV Mitigation Modulation Techniques for Two-Level Three-Phase Inverters
In power systems feeding a star-connected load, the CMV is defined as the voltage difference between the three-phase load neutral and the ground ( Figure 3 ) [21, 39] .
This voltage is proportional to the DC-link voltage and has a frequency related to the carrier frequency of the inverter [9, 10] :
where v CM (t) is the instantaneous CMV and v A0 (t), v B0 (t), and v C0 (t) are the per-phase phase-ground instantaneous voltages ( Figure 3 ). Thus, the impact of the employed modulation technique on the CMV is significant [21, 24, 39, 40] . Figure 3 . Two-level three-phase voltage source inverter (VSI) with star-connected load, including common mode impedance.
In order to minimize the CMV, a family of modulation techniques named reduced common mode voltage pulse width modulation (RCMV-PWM), which includes techniques such as the active zero-state (AZS-PWM), near-state (NS-PWM), and remote-state (RS-PWM), has been proposed in the literature [25, 37] . The objective of such modulation techniques is to avoid the application of zero vectors, which are responsible for generating the highest CMV variations. However, when using such modulation techniques, the overall performance of the converter is degraded in terms of voltage linearity, DC-link current ripple, and THD [24, 26, 41] .
Other modulation techniques such as the constant CMV PWM (CCMV-PWM) can be highlighted, which can provide a constant CMV [21] . On the other hand, discontinuous PWM modulation techniques are also used in order to partially mitigate efficiency loss (a consequence of CMV mitigation), even at high switching frequencies. Within this group are the discontinuous (D-PWM) and modified discontinuous (MD-PWM) PWM techniques [25] . Table 2 summarizes vector sequences for all these conventional and CMV reduction modulation techniques depending on the αβ plane sector S 1 -S 6 . It must be pointed out that each CMV mitigation method has a specific linear region ( Figure 4) [24] . For techniques that allow the usage of the entire vector space (Figure 4a ), the maximum output voltage to avoid overmodulation is 0.58 V DC [24, 26, 37] , and the modulation index (M) ranges from 0-1. Other modulation techniques such as RS-PWM or CCMV-PWM ( Figure 4b ) only use even (V 2 , V 4 , V 6 ) or odd vectors (V 1 , V 3 , V 5 ) to synthesize the reference vector [21, 24, 37] , which limits the maximum output voltage to 0.33 V DC , without overmodulation, resulting in a maximum modulation index of M = 0.57. Alternatively, the linear region for the NS modulation technique ( Figure 4c ) implies a modulation index ranging from M = 0.67-1 [24, 37] . Although these modulation techniques have been originally proposed for their usage in two-phase three-level inverters, they can be adapted to be applied for the alternative topologies that will be analyzed in the following (It should be highlighted that some of the topologies presented in the next section have two operating modes:
(a) They can work applying the vectors dictated to the corresponding modulation technique without any modification.
(b) They require a modification of the modulation strategy to further improve the CMV. This modification consists of opening all the inverter devices and closing additional devices during the application time of zero vectors, instead of using the normal zero vectors V 0 and V 7 . Throughout the document, when this modulation technique modification is used, it will be represented by the symbol "m ".).
Topologies for CMV Reduction
Among the several three-phase alternatives that can effectively reduce the CMV, DC-decoupling and AC-decoupling topologies can be highlighted due to their features [37] . In the following, the current state-of-the-art of three-phase decoupling alternatives are reviewed (Section 3.1), and novel solutions (Sections 3.2 and 3.3) are proposed and presented.
State-of-the-Art of Three-Phase Decoupling Topologies
Topologies belonging to the DC-decoupling family rely on disconnecting the DC voltage source from the load when the modulation algorithm must apply zero vectors [25, 37] , consequently reducing CMV variations. The following existing topologies ( Figure 5 ) can be highlighted:
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(c) H6D2 and H8D2 topologies. (a) H7: This topology is a derivative of the H5 architecture. The single-phase H5 topology was originally developed for non-isolated photovoltaic applications, and it has been a subject of study in the recent scientific literature. From this topology, various authors have proposed a three-phase extension (Figure 5a ), known as H7 [25, 37] . As in the H5, this architecture tries to reduce the CMV by including an additional switch. The disadvantage of this topology is that it does not use a clamping diode to control the CMV level. (b) H8: The H8 topology ( Figure 5b ) has its origin in the single-phase H6 topology. The difference from the traditional VSI is that incorporates two active DC-decoupling switches that are activated when the zero voltage vectors are applied [25, 26, 41, 42] . This topology reduces the CMV to a greater extent than H7, but as it uses more devices, the power losses increase.
(c) H8D2: This is a variant of the H8 topology ( Figure 5c ). This is constituted by a voltage divider, constituted by three balanced capacitors and two clamping diodes, placed between the two intermediate points of the voltage divider. This allows establishing the desired CMV during the zero voltage states [21, 42, 43] . However, as the H8, the greater number of devices increases the losses. (d) oH7: This topology ( Figure 5d ) is not as wide-spread as the others. It has one more clamping device than the H7 topology, and it is a modification of the single-phase oH5 topology [42] . However, the additional complexity of oH7 does not justify the benefits of this topology, as the utilization of only one controllable device is sufficient in the voltage divider to provide the desired CMV level.
On the other hand, the aim of the topologies belonging to the AC-decoupling family is to disconnect the inverter from the AC load when the modulation algorithm applies a zero vector. Among them, the following three-phase structures ( Figure 6 ) can be highlighted:
(a) 3P-HERIC: The best-known AC-decoupling single-phase topology is the high efficient and reliable inverter concept (HERIC) converter [32] [33] [34] [35] . However, the three-phase conversion derivative of this topology, named 3P-HERIC (Figure 6a ), is not found in the literature, because it can be considered as complex due to the excessive number of additional active devices required for its implementation. (b) VSIZVR: In [44] , a new topology based on the extension of the H-bridge zero-voltage state rectifier (HBZVR) configuration was presented ( Figure 6b ). This topology, named the VSI zero-voltage state rectifier (VSIZVR), incorporates one rectifier circuit to reduce the CMV. However, as the H7 alternative, this topology is not very attractive, because it does not use the clamping method to control the voltage. (c) VSIZVR-D: Similar to the previous topology, another variant of the HBZVR-D converter was presented in [45] (Figure 6c ). This topology, named the VSI zero-voltage state rectifier with clamping diodes (VSIZVR-D), incorporates two rectifier circuits connected to the DC bus by means of two clamping diodes. The drawback of this topology is that the B-rectifier clamping voltage level cannot be controlled. 
Other Three-Phase DC and AC-Decoupling Topologies
From the topologies presented in Section 3.1, this section proposes and discusses other derivatives that have not been previously discussed in the scientific literature ( Figure 7 ). Such derivatives are summarized as follows:
(a) H7D1: A proposed alternative to the H7 topology, named H7D1, is shown in Figure 7a . Unlike the oH7 topology, it uses a clamping diode to set the CMV to controllable values (portion of the DC bus voltage), which can be considered as a significant advantage. (b) H9D1: This alternative (Figure 7a ) is the only one that has not been derived from a single-phase configuration. The objective of this topology is to improve CMV without incorporating additional AC-decoupling diodes and using only the VSI diodes. In order to achieve this goal, all the devices are opened during the application of zero vectors. For that reason, it is mandatory to incorporate a DC-decoupling mechanism as in the H8 configuration. However, the simultaneous use of DC-decoupling and AC-decoupling will significantly increase the losses of the converter. That is the reason why this alternative is not attractive for EV applications. (c) VSIZVR-D1: The VSIZVR topology ( Figure 6b ) has the limitation of not being able to control the CMV during the application of zero vectors. An improved topology that includes a clamping diode to provide the desired voltage level, named the VSI zero-voltage state rectifier with one clamping diode (VSIZVR-D1), can be seen in Figure 7b . Unlike the H9D1 variant, this topology achieves the same CMV without using the DC-decoupling solution, but adding a diode rectifier bridge. In addition, it is not necessary to use the rectifier bridge switch anti-parallel diode, because the current does not flow through it. (d) VSIZVR-D2: As stated before, the topology shown in Figure 6c has a significant drawback, as the B-rectifier clamping voltage level cannot be controlled, achieving the same result as in the VSIZVR-D1 topology (Figure 7b ). Another alternative (Figure 7b ), named VSIZVR-D2, incorporates two rectifier circuits properly connected to the DC bus by means of two clamping diodes. Due to the advantages offered by this topology, its operation principles will be thoroughly explained in Section 3.3. All these solutions allow reducing the CMV in amplitude (v CM ) or in the number of CMV variations over each modulation period (N v CM ) when compared to the VSI, trying not to reduce significantly the other relevant features such as efficiency or THD. Table 3 summarizes the CMV produced by some of these topologies when applying a given active (V 1 -V 6 ) or zero (V 0 , V 7 ) vector (as AC-decoupling topologies allow to work in two operating modes, VSIZVR-D1 and VSIZVR-D2 topologies allow improving the CMV or operating as a conventional VSI, which may be of interest in terms of maximizing the efficiency in EV applications depending on the driving conditions and battery state of charge level). 
SV-PWM CMV waveforms
Note: m Operation Mode 2 of the AC-decoupling topologies.
Operation Principles of the VSIZVR-D2 Topology
AC-decoupling solutions combined with clamping methods are generally more advantageous than DC-decoupling solutions (this will be demonstrated in Section 4.1). In this context, VSIZVR-D2 has been selected due to its advantages, and this paper analyzes in detail the operation principles of this topology (Figure 8 ). In this topology, a capacitive divider is placed in the DC side of the inverter, producing CMV voltages equal to −V DC /6 and V DC /6 during the application times corresponding to zero vectors (Table 3 ). In fact, the AC-decoupling devices and clamping diodes (D A and D B ) allow obtaining the same CMV values during the application times of both active and zero vectors.
This topology operates as follows. The A-rectifier ( Figure 8a) is activated during the zero vector V 0 , before and after applying odd active vectors (V 1 , V 3 , V 5 ). On the other hand, the B-rectifier ( Figure 8d ) is activated during the zero vector V 7 before and after applying even active vectors (V 2 , V 4 , V 6 ). For example, during the application of the "0127210" SV-PWM vector sequence in Sector 1, VSIZVR-D2 devices switch following the sequence depicted in Figure 8 .
In practice, it is necessary to add parallel resistances in order to ensure an equal partition of the voltage across the capacitors. In addition, it is mandatory to add a dead time during the transition between the active vectors and the zero vectors to avoid short circuits in the capacitors of the DC-link. Nevertheless, diodes D A and D B are included in order to prevent this type of short circuit (Figure 8 ).
Analysis of the CMV Reduction Topologies
Once the most relevant CMV mitigation topologies have been presented, they will be compared by means of simulation in order to study their suitability for EV applications, and the usage of various modulation techniques will also be analyzed. The MATLAB/Simulink platform was used for this purpose.
Comparison of the Studied Topologies
In order to compare the performance of each topology independent of the modulation technique, the traditional SV-PWM technique was applied for all of them, controlling the additional power switches in order to reduce the CMV. The converters were controlled in open loop, connected to a 320-V DC source at the input and a passive three-phase load (R = 1 Ω and L = 1 mH) at the output.
The switching frequency f sw was set to 10 kHz, as DC bus voltages and switching frequencies of such magnitude orders are common in current industrial automotive inverters [46] . Figure 9 shows the CMV variations and their harmonic spectrum over one switching period when using the studied DC-decoupling and AC-decoupling topologies. The topologies that achieved a greater reduction in CMV variations were the VSIZVR-D2 (using the m operation mode) and the H8D2. Both improved the ∆v CM and N v CM up to 66.6% when compared to the traditional VSI. Followed by these were the H9D1 and VSIZVR-D1 topologies, improving ∆v CM up to 66.6%, but only improving N v CM up to 33.3% due to the greater number of vector transitions. Without using the clamping method, the H8 topology improved ∆v CM up to 50% (but with the same N v CM as the VSI). Finally, the H7 and H7D1 topologies improved ∆v CM up to 33.3% and N v CM up to 33.3%.
As SV-PWM was used to modulate all the topologies, the THD remained equal for all cases. However, and due to the additional switches that incorporate such topologies, significant differences can be observed regarding efficiency (the power loss model used in this study was detailed in [47] ). In this sense, Figure 10 illustrates the relationship between efficiency and switching frequency for a modulation index of M = 0.6 (although only mode m is represented for the AC-decoupling topologies, the efficiency would correspond to the VSI curve in the case of VSIZVR-D1 and VSIZVR-D2 when using traditional modulations without modifications). On the other hand, the distribution between conduction and switching losses varies according to the topology. For example, the DC-decoupling topologies increased the conduction losses, but reduced the switching losses ( Figure 11) .
As a summary, Figure 12 shows the results obtained for all the studied topologies under a given operation condition, where vertical blue bars represent the maximum CMV variation, the dashed red line represents N v CM , and the table below the figure provides additional data of interest. As a trade-off, it was concluded that the VSIZVR-D2 can be considered the best topology for CMV reduction, while it kept the efficiency between reasonable values, i.e., by redistributing the losses between its additional devices (Table 4 ). This last can be an additional advantage of this topology, as this redistribution of the power losses could reduce the cost and size of the required heat sink. Thus, in the following, the analysis will focus on the VSIZVR-D2 topology. 11 . Variation of the total losses for all the studied topologies with respect to the conventional VSI for M = 0.6. 
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Analysis of the Influence of the Modulation Technique on the VSIZVR-D2 Topology
In this section, the performances of the modulation techniques described in Section 2 are compared for the VSIZVR-D2 topology in order to determine which provides the best possible performance. Again, the simulation conditions of the previous section were set. Figure 13 shows that, regardless of the modulation technique, this topology improved the CMV over the traditional VSI. Another relevant conclusion was that RCMV-PWM modulation techniques did not use zero vectors, so they did not fully exploit the benefits of the VSIZVR-D2 topology, obtaining the same results that would be obtained in a traditional VSI. Furthermore, the discontinuous modulation techniques and the CCMV-PWM improved the CMV over the traditional VSI without making use of the benefits of the VSIZVR-D2 topology. However, when all the inverter's devices were open (modulation modification m ) and the rectifiers were activated, the CMV was completely eliminated.
As a summary, Table 5 shows the main differences obtained when applying each modulation technique. An improvement of DC bus current ripple (∆I C DC ) was observed for most of these. However, depending on the employed modulation, it can be seen that the THD at the load side was significantly increased (Figure 14) . Finally, the efficiency differences between the different modulation techniques did not exceed 0.54% with respect to the VSI. In this sense, Figure 15 shows, in detail, the evolution of the efficiency for different modulation index values. It can be seen that, when CMV was improved by using the rectifiers of the VSIZVR-D2 (m ), the efficiency was also reduced. Otherwise, without using them, the efficiencies were higher than in the VSI with SV-PWM. From all these results, it was concluded that the best modulation techniques among those studied were D-PWM and CCMV-PWM, as these allowed the maximum performance of the VSI-ZVR-D2 in general terms.
In the following and in order to further explore the applicability of the proposed VSIZVR-D2 topology in a real EV, its performance under realistic driving conditions will be carried out, focusing on power losses and efficiency. Notes: (1) The system enters slightly into overmodulation. The modulation index of 0.6 is less than 0.67. (2) The system enters slightly into overmodulation. The modulation index of 0.6 is greater than 0.57. (3) Deviation from SV-PWM. Negative deviations represent an improvement over the studied feature, while positive ones represent a worsening.
VSIZVR-D2 Topology Performance during Realistic Driving Conditions
A complete light-duty EV drive model including power electronics, a battery, a synchronous electric machine, a control board, vehicle dynamics, and power loss and thermal calculation blocks was developed in the Simulink environment ( Figure 16 ) to study the VSIZVR-D2 topology under real driving conditions. The power conversion topology was described with the SimPowerSystems toolbox together with the power loss and thermal model described in Appendix A. The stator and torque equations of the electric machine were implemented in the synchronous dq reference frame, where calculated stator currents were introduced to the converter model by means of variable current sources. The well-known field-oriented control (FOC) approach was followed in the simulated controller for torque regulation, and a flowchart-based voltage-constraint-tracking field weakening algorithm was also included to operate beyond the machine base speed [48] . This model had the capability of simulating standardized driving cycles (more information regarding other EV driving cycles can be obtained in [49] ) with a long duration and with real torque and speed conditions, while it kept the simulation step low (in the order of 1 µs) to avoid jitter and to obtain accurate results. Details regarding the vehicular model can be found in a previous work of the authors presented in [50] . The electric machine used was a 65-kW axial flux SM-PMSM (EVO AF-130). The DC-link incorporated a C DC of 700 µF, and the battery pack had a rated voltage of 320 V. Each inverter switch was formed by four parallelized automotive-grade discrete IR AUIR-GPS4067D1 devices (TO-247 package), as such devices constitute a representative example of the power device technologies used in current EVs [18] . Once again, the switching frequency was set at 10 kHz for the same reason justified in Section 4.1.
GUI
RT-Lab OP4510 Platform
Regarding the driving cycles selected for this analysis, the Fleet-BEVdriving cycles (defined in [51] ) were used, which represent real EV driving conditions that consider the driver's range anxiety, giving a better representation of a real EV driving. The Fleet-BEV cycles consist of three differentiated cycles, i.e., urban, rural (extra-urban), and mixed versions. In order to study the power conversion stage performance separately under urban and extra-urban conditions, the Fleet-BEV-Urban-Cycle and the Fleet-BEV-Rural-Cycle were selected.
As the computational burden for simulating such long driving cycles was high, the developed model was implemented for a single computational node of a high-performance OPAL-RT RT-Lab OP4510 digital platform (Figure 16 ), which consisted of four computational nodes (Intel Xeon E3, 3.2 GHz). In this way, it was possible to simulate more than one test condition simultaneously by using parallel computing, greatly accelerating the required tests.
In order to compare the VSIZVRD-2 with the operation of a conventional VSI, the SV-PWM and D-PWM techniques were selected. Additionally, two hybrid modulation techniques were proposed in order to achieve a better trade off between CMV reduction and efficiency. The first one, named Hybrid 1, combined the D-PWM (when M > 0.57) and the CCMV-PWM m (when M < 0.57). The other one, named Hybrid 2, combined the D-PWM m (when M > 0.57) and the CCMV-PWM (when M < 0.57). Figure 17 shows how the EV propulsion system control algorithm performed a satisfactory machine torque control (T em ) throughout the entire urban driving cycle. When comparing the performance of the studied modulation techniques under this driving cycle (Table 6) , it can be observed how the m modified techniques had a lower converter efficiency, but were able to reduce CMV to a greater extent. In addition, when using hybrid modulations, a similar efficiency to the VSI topology with SV-PWM could be achieved, at the cost of losing some CMV reduction capability. In this sense, Figure 18 compares the VSI topology (using the SV-PWM modulation technique) and the VSIZVR-D2 using the hybrid modulations Hybrid 1 and Hybrid 2. It can be seen that the average values of the power losses were close in both curves. In addition, Figure 19 shows (for the studied modulation techniques) how the power converter losses were distributed between the traditional inverter devices and the rectifier bridges in the new VSIZVR-D2 inverter topology. 
Results of the VSIZVR-D2 Topology under the Fleet-BEV-Urban-Cycle
Results of the VSIZVR-D2 Topology under the Fleet-BEV-Rural-Cycle
As for the urban cycle, Figure 20 shows how torque control (T em ) was satisfactorily performed throughout the entire rural driving cycle. Table 7 shows, quantitatively, the differences when applying the studied modulation techniques for the VSIZVR-D2 topology under the rural driving cycle. Figure 21 compares again the VSI topology (using the SV-PWM modulation technique) and the VSIZVR-D2 using the hybrid modulations Hybrid 1 and Hybrid 2. It can be seen again that the average values of the power losses were close in both curves. Figure 22 shows the loss distribution between the inverter side devices and the additional devices. 
Conclusions
A number of inverter topologies that can mitigate CMV issues were reviewed or proposed in this paper, and their performances were compared. The best results were obtained when using AC-decoupling topologies as, in general, the usage of such decoupling topologies provided a higher efficiency with respect to the DC-decoupling ones. Furthermore, it was shown that the voltage-clamping solution ensured the desired CMV during the application times of zero vectors. This allowed the usage of devices with a reduced breakdown voltage, reducing the additional losses introduced by these devices.
From the previous analysis, it was concluded that the VSIZVR-D2 was the best topology when considering the CMV, THD, DC bus current ripple, output current ripple, and efficiency. This work proposed VSIZVR-D2, which allowed mitigating the CMV issue with the lowest losses possible. In addition, the VSIZVR-D2 allowed operating in two different operating modes. When the efficiency was more important than the CMV, the converter could work like the traditional VSI, obtaining the same efficiency. When CMV was more important, the converter could open all the VSI devices during zero vectors, reducing CMV variations, but making the converter less efficient. Thus, this degree of freedom can be effectively used in an EV application.
Finally, simulations of the complete EV propulsion system under realistic driving conditions showed that the efficiency reduction of the proposed VSIZVR-D2 topology under hybrid modulation techniques was assumable considering the benefits on CMV reduction. Specifically and due to the urban and extra-urban nature of the cycles, the Hybrid 1 technique was more efficient for the urban driving cycle, and the Hybrid 2 technique was more efficient for the rural driving cycle. 
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On the other hand, the switching losses are defined as the product of the switching frequency f sw and the dissipated energy. Starting from the curve E sw,Q = f (i C ) provided by the manufacturer, and subsequently applying correction factors corresponding to the blocking voltage (V CE ), junction temperature (T j ), and gate resistance (R G ), accurate estimation of switching losses was obtained for IGBTs: 
where:
where K v,Q = 1.3 and TC Esw,Q = 0.003. The diode E rr was calculated in a similar way, using again the corresponding correction factors:
where
where K v,Q = 0.6 and TC Esw,Q = 0.0065. In this context, the determination of v CEsat , v F , E sw,Q , and E sw,D was implemented via 1D and 2D look-up tables (LUT), while the corresponding correction factors were applied, when required, over the outputs of such LUTs.
The total instantaneous inverter losses can be expressed as:
(P cond,Q i + P sw,Q i ) + M ∑ j=0 (P cond,D j + P sw,D j ),
where N and M are the number of IGBTs and diodes that constitute the converter, respectively.
Finally, the thermal behavior of the power semiconductors was characterized using equivalent Cauer networks from data provided by the manufacturer. A single Cauer network (consisting of three nodes for IGBTs and four nodes for diodes) was used to model the vertical heat transfer of each semiconductor. These Cauer networks were connected in parallel to the heat sink thermal model ( Figure A1 ). Table A2 shows the thermal resistance and capacitance values used for the simulations. The implementation of the thermal model was straightforward, as the SimPowerSystems toolbox was used for this purpose. Current sources at the input of each device equivalent thermal network represent the instantaneous power losses, while the input voltage represents their instantaneous virtual junction temperatures.
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Heatsink thermal model
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